EVAL-AD7723CB: Evaluation Board for 16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC
ثبت نشده
چکیده
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. a Evaluation Board for 16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC EVAL-AD7723CB
منابع مشابه
MT-021 ADC Architectures II: Successive Approximation ADCs
The successive approximation ADC has been the mainstay of data acquisition systems for many years. Recent design improvements have extended the sampling frequency of these ADCs into the megahertz region with 18-bit resolution. The Analog Devices PulSAR family of SAR ADCs uses internal switched capacitor techniques along with auto calibration and offers 18-bits at 2 MSPS (AD7641) on CMOS process...
متن کاملContinuous-Time Sigma-Delta ADC in 1.2-V 90-nm CMOS with 61-dB Peak SNDR and 74-dB Dynamic Range in 10-MHz Bandwidth
This paper describes a continuous-time sigma-delta (CTSD) analogue-to-digital converter (ADC) with 14-bit resolution, and a full-scale input of 1.0 V p-p differential. The circuit is implemented in an 8-layer 90-nm 1.2-V CMOS process. Integrated into the macro is a low-jitter clock generator (LC-PLL). The macro is configurable to allow various oversampling ratios and signal bandwidths, which ma...
متن کاملA HIGH-PERFORMANCE SIGMA-DELTA ADC FOR ADSL APPLICA- TIONS IN 0.35μm CMOS DIGITAL TECHNOLOGY
We present a Sigma-Delta modulator designed for ADSL applications in a 0.35μm CMOS pure digital technology. It employs a 4th-order 3-stage cascade architecture including both single-bit and multi-bit quantizers with programmable resolution, which allows us to use only 16 oversampling ratio. Especial emphasis is placed on technology issues, namely: poor analog performance and substrate coupling....
متن کاملProgress in voltage and current mode on-chip analog-to-digital converters for CMOS image sensors
Two 8 bit successive approximation analog-to-digital converter (ADC) designs and a 12 bit current mode incremental sigma delta (Z-L) ADC have been designed, fabricated, and tested. The successive approximation test chip designs are compatible with active pixel sensor (APS) column parallel architectures with a 20.4 j.tm pitch in a 1.2 m n-well CMOS process and a 40 tm pitch in a 2 j.tm n-well CM...
متن کاملA 12-Bit, 10-MHz Bandwidth, Continuous-Time Sigma-Delta ADC with a 5-Bit, 950-MS/s VCO-Based Quantizer
The use of VCO-based quantization within continuous-time (CT) analog-to-digital converter (ADC) structures is explored, with a custom prototype in 0.13 m CMOS showing measured performance of 86/72 dB SNR/SNDR with 10 MHz bandwidth while consuming 40 mW from a 1.2 V supply and occupying an active area of 640 m 660 m. A key element of the ADC structure is a 5-bit VCO-based quantizer clocked at 95...
متن کامل